



**VT6120/VT6121/VT6122**

**Gigabit Ethernet Controller  
Programming Guide**

Revision 1.10  
Sep 18, 2003

**VIA Networking Technologies, INC.**

## Copyright Notice:

Copyright © 2003, VIA Networking Technologies, Incorporated. All Rights Reserved.

No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Networking Technologies, Incorporated.

VT6120/VT6121/VT6122 may only be used to identify a product of VIA Networking Technologies.



is a registered trademark of VIA Technologies, Incorporated.

All trademarks are the properties of their respective owners.

## Disclaimer Notice:

No license is granted, implied or otherwise, under any patent or patent rights of VIA Networking Technologies Inc. VIA Networking Technologies Inc. makes no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable as of the publication date of this document. However, VIA Networking Technologies Inc. assumes no responsibility for any errors in this document. Furthermore, VIA Networking Technologies Inc. assumes no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.

## Offices:

### USA Office:

940 Mission Court  
Fremont, CA 94539  
USA  
Tel: (510) 683-3300  
Fax: (510) 683-3301 -or- (510) 687-4654  
Web: <http://www.viatech.com>

### Taipei Office:

8th Floor, No. 533  
Chung-Cheng Road, Hsin-Tien  
Taipei, Taiwan ROC  
Tel: (886-2) 2218-5452  
Fax: (886-2) 2218-5453  
Web: <http://www.via.com.tw>

## REVISION HISTORY

Document Release	Date	Revision	Initials
1.00	8/26/03	Initial release of this document.	YJ Chen
1.10	9/18/03	Add appended sample code files for MII and EEPROM access.	YJ Chen

VIA Networking  
Technologies Inc.  
Confidential  
NDA Required

## TABLE OF CONTENTS

<b>1 PACKET TRANSMISSION .....</b>	<b>3</b>
1.1 ARCHITECTURE.....	3
1.2 TD COMMAND BLOCK.....	3
1.3 TRANSMISSION PROCESS .....	5
1.4 RELATED REGISTERS .....	9
<b>2 PACKET RECEPTION .....</b>	<b>13</b>
2.1 ARCHITECTURE.....	13
2.2 RD COMMAND BLOCK .....	13
2.3 RECEPTION PROCESS .....	14
2.4 RELATED REGISTERS .....	15
<b>3 INTERRUPT HANDLING .....</b>	<b>19</b>
3.1 TX INTERRUPT HANDLING .....	20
3.2 RX INTERRUPT HANDLING.....	21
3.3 OTHER INTERRUPT HANDLING.....	22
<b>4 PHY ACCESS .....</b>	<b>23</b>
4.1 ARCHITECTURE.....	23
4.2 RELATED REGISTERS .....	23
4.3 EMBEDDED READ PHY REGISTER PROCEDURE.....	24
4.4 EMBEDDED WRITE PHY REGISTER PROCEDURE .....	24
<b>5 EEPROM ACCESS .....</b>	<b>25</b>
5.1 ARCHITECTURE.....	25
5.2 RELATED REGISTERS .....	25
5.3 EMBEDDED READ EEPROM PROCEDURE .....	26
5.4 EMBEDDED WRITE EEPROM PROCEDURE.....	26
5.5 LOAD EEPROM CONTENTS TO MAC .....	26
<b>6 SAMPLE CODE .....</b>	<b>28</b>
6.1 PACKET TRANSMISSION.....	28
6.2 PACKET RECEPTION AND INTERRUPT HANDLING.....	29
6.3 HARDWARE INITIALIZATION .....	33
6.4 HARDWARE SHUTDOWN .....	36
6.5 MACROS .....	38

## 1 PACKET TRANSMISSION

### 1.1 Architecture

The transmit descriptor (TD) command blocks used by VT6120/VT6121/VT6122 is a round-robin ring structure ([Figure 1](#)). This ring structure is a physically continuous memory block on host. The maximum of TD's number is  $4096(2^{12})$  if host memory is enough.




Figure 1. Transmit Descriptor (TD) Ring

### 1.2 TD Command Block

As [Figure 2](#) shows, each TD command block defines a transmit packet with at most 7 physical segments. It must be allocated in 16-DoubleWord (64-Bytes) base address.




Figure 2. TD Command Block Format

The first two DOUBLE\_WORDS of the TD command block is the header. The header contains some information like transmit status, packet size, owner bit, etc. Table 1 and Table 2 define each bit in the header.

Table 1. Bit Definitions of First DOUBLE\_WORD of TD Command Block Header

Bit	Symbol	R/W	Description
31	OWN	R/W	Driver set this bit before sending this packet. After Tx DMA of this command block is completed, chip clear this bit.
30	-	-	
29-16	TxPktSize[13:0]	R/W	Total packet length. After Tx DMA of this command block is completed, chip clear this field.
15	TERR	R	Tx error status. TERR = ABT   OWT   OWC   SHDN.
14	FDX	R	"1" means packet is served by Full Duplex Mode. "0" means by Half Duplex Mode.
13	GMII	R	"1" means packet is served by GMII mode. "0" means by MII Mode.
12	LMKFL	R	"1" means packet is served during link down.
11	-	-	
10	SHDN	R	"1" means Tx shutdown case, no guarantee for Tx OK.
9	CRS	R	"1" means Carrier Sense is lost during packet transmission.
8	CDH	R	"1" means Collision Heart Beat detection failure in Half Duplex Mode.
7	ABT	R	"1" means transmission Abort due to excessive collision.
6	OWT	R	"1" means jumbo frame transmission abort.
5	OWC	R	"1" means Out of Window collision during transmission.
4	COLS	R	"1" means collision seen in current Tx OK status.
3-0	NCR[3:0]	R	Collision counts in current Tx OK status.

Table 2. Bit Definitions of Second DOUBLE\_WORD of TD Command Block Header

Bit	Symbol	R/W	Description
31-28	CMDZ[3:0]	W	Determine how many segments inside the command block (segment number = CMDZ - 1).

27-26	-	-	
25-24	{TCPLS_SOF, TCPLS_EOF}	W	{1,1}: Normal packet. {1,0}: Start TD of a TCP Large Send packet. {0,0}: Intermediate TD of a TCP Large Send packet. {0,1}: End TD of a TCP Large Send packet.
23	TIC	W	"1" means issuing interrupt while this packet is sent.
22	PIC	W	"1" means Priority Interrupt request.
21	VETAG	W	Set "1" to enable VLAN Tag.
20	IPCK	W	Set "1" to enable IP Checksum calculation.
19	UDPCK	W	Set "1" to enable UDP Checksum calculation.
18	TCPCCK	W	Set "1" to enable TCP Checksum calculation.
17	JMBO	W	Set "1" to indicate this is a jumbo packet.
16	CRC	W	Set "1" to disable CRC generation in this packet.
15-13	Priority[2:0]	W	802.1p priority bits.
12	-	-	
11-0	VLANID[11:0]	W	802.1Q VLAN ID.

There is also an important "QUE" control bit in the field of Tx\_Data\_Buffer\_Size\_0. The function of this bit is to indicate TD list queuing fetch. Use this bit correctly can improve Tx performance. Please see [Figure 5, 6](#) for detail.

### 1.3 Transmission Process

To transmit a packet, driver has to setup a TD command block and other related registers of the chip. After that, the DMA engine will move packet data in the buffer indicated by the TD command block into transmit FIFO. The transmit FIFO of VT6120/VT6121/VT6122 is a 16K Bytes memory, that keep the data from host memory then push it to the media (cable).

There are two ways to transmit a packet: **Direct Transmit** and **Indirect Transmit**. When driver transmits a packet in direct way, it needs to fill the Tx\_Data\_Buffer\_Address (0~7)(Lo/Hi) fields of the TD command block with the physical memory address of the packet. But this packet must have 7 physical memory segment at most, this is a hardware limitation. DMA engine of the chip will move packet data from host memory into Tx FIFO and transmit data to the media. Please see [Figure 3](#) for detail:




Figure 3. Direct Transmit

As for the other way of transmission, Indirect Transmit, driver needs to allocate extra data buffer first. Driver must fill the **Tx\_Data\_Buffer\_Address\_0(Hi/Lo)** field of the TD command block with the physical memory address of the allocated buffer and copy the packet to the buffer. For the example shown in Figure 4, the physical fragment of the packet is greater than 7, so the driver can copy the packet to extra allocated buffer. DMA engine will move data in the buffer into Tx FIFO and transmit it.






Figure 4. Indirect Transmit

If protocol layer pass packets one by one, driver should prepare one TD then issue send command to send it (Figure 5).




Figure 5. Driver sends a packet by one command

If protocol layer pass a lot of packets one time, driver can prepare all the TDs for the packets then issue one command to send them all (Figure 6), this method need to set QUE bit in each TD carefully, if the QUE is 1 in the list end TD, Tx DMA machine will meet error condition. Basically, if the QUE of current TD is 1, the chip will fetch next TD automatically, but if next TD's OWN = 0, abnormal case will occur. So, QUE bit must be cleared after the TD is sent completely.




Figure 6. Driver sends many packets by one command

## 1.4 Related Registers

Table 3 lists related registers for transmission. Detailed layout of each register is in Table 4.

Table 3. Transmit Process Related Registers

	Registers			
Offset	+3h	+2h	+1h	+0h
18h	TDRDBase.Hi[63:32]			
1Ch	Reserved		TDRDBufAddr.Hi[63:48]	
30h			TDCSR.s	
34h			TDCSR.c	
40h	TDBase0.Lo[31:6]			
44h	TDBase1.Lo[31:6]			
48h	TDBase2.Lo[31:6]			
4Ch	TDBase3.Lo[31:6]			
50h	TDCSIZE[11:0]			
54h	TDIdx1[11:0]		TDIdx0[11:0]	
58h	TDIdx3[11:0]		TDIdx2[11:0]	

Table 4. Format of Tx Related Registers

Offset	Register	R/W	Description
18h-1Bh	TDRDBase.Hi[63:32]	R/W	TD/RD high address, R/W if 64-bit addressing, else read as 32'h0 always. This value is the high address of TD[0] in Figure 1. 4 TD queues use the same high address. See Figure 7 for detail.
1Ch-1Dh	TDRDBufAddr.Hi[63:48]	R/W	TD/RD linked data buffer high address, R/W if 64-bit addressing, else read as 16'h0 always.

30h-31h	TDCSR.s	R/W	Tx Descriptor Control Status Register Set for 4 TD queue. See Table 5, 6 for detail.
34h-35h	TDCSR.c	R/W	Tx Descriptor Control Status Register Clear for 4 TD queue. See Table 5, 6 for detail.
40h-43h	TDBase0.Lo[31:6]	R/W	TD Base Address Low Register, bits[5:0] R/W as 6'h0 always (64-byte alignment). This value is the low address of TD[0] of each TD queue in Figure 1. See Figure 7 for detail.
44h-47h	TDBase1.Lo[31:6]	R/W	
48h-4Bh	TDBase2.Lo[31:6]	R/W	
4Ch-4Fh	TDBase3.Lo[31:6]	R/W	
52h-53h	TDCSIZE[11:0]	R/W	TD number in every TD ring. 4 TD queues have the same TD number. This value is (TD# – 1). See Figure 7 for detail.
54h-55h	TDIdx0[11:0]	R/W	Current TD Index maintained by hardware in the ring structure. Driver can program it only when respect RUN bit of TDCSR is 0. See Figure 7 for detail.
56h-57h	TDIdx1[11:0]	R/W	
58h-59h	TDIdx2[11:0]	R/W	
5Ah-5Bh	TDIdx3[11:0]	R/W	

VIA Networking  
Technologies Inc.  
Confidential  
NDA Required

IO-mapped or Memory-mapped space on host (256 bytes)




Figure 7. VT6120/VT6121/VT6122 Memory Allocation for Packet Transmission

Table 5. TDCSR Set(30h-31h) / Clear(34h-35h) Format

Offset	31h / 35h								30h / 34h							
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
QUE	3				2				1				0			
Func	D	W	A	R	D	W	A	R	D	W	A	R	D	W	A	R

Table 6. Bit Definitions of TDCSR

Bit	Symbol	Set/Clear	Description
0,4,8,12	RUN	Sw/Sw	Enable Tx queue to operate.
1,5,9,13	ACT	Hw/Hw	Indicate the end of Tx queue has not been reached when processing descriptors.
2,6,10,14	WAKE	Sw/Hw	Wake up Tx queue to see if there is unprocessed descriptor.
3,7,11,15	DEAD	Hw/Sw	Indicate Tx queue encounters error conditions.

VIA Networking  
Technologies Inc.  
Confidential  
NDA Required

## 2 PACKET RECEPTION

### 2.1 Architecture

The receive portion of VT6120/VT6121/VT6122 uses ring structure, too (Figure 8). This Receive Descriptor (RD) ring buffer is physically continuous on host memory. Each RD links with an Rx Buffer to contain data come from media (cable). It is not necessary to make all Rx Buffers physically continuous. The maximum number of RD is  $252(2^8 - 4)$  if host memory is enough.




Figure 8. Receive Descriptor (RD) Ring

### 2.2 RD Command Block

Figure 9 shows the format of RD command block. Just the same as TD command blocks, RD command blocks must be allocated in 16-DOUBLE\_WORD (64-Bytes) base address. The most important thing is, RD number must equal to  $4X$ ,  $X > 0$ . This is also hardware spec.




Figure 9. RD Command Block Format

The first two DOUBLE\_WORDS of the RD command block is the header. The header contains some information like receive status, packet size, owner bit, 802.1p/Q tag, etc. [Table 7](#) and [Table 8](#) define each bit in the header.

Table 7. Bit Definitions of First DOUBLE\_WORD of RD Command Block Header

Bit	Symbol	R/W	Description
31	OWN	R/W	"1" means this RD is owned by NIC, "0" means owned by host.
30	-	-	
29-16	RMBC[13:0]	R	Received packet length.
15	RXOK	R	"1" means Rx OK status. "0" means Rx error status.
14	PFT	R	"1" means perfect filtering address match, check the PQTAG field to see if interesting packet hit.
13	MAR	R	"1" means this received packet is multicast address.
12	BAR	R	"1" means this received packet is broadcast address.
11	PHY	R	"1" means this received packet is unicast address.
10	VTAG	R	"1" means this received packet with 802.1p/Q tag.
9-8	{STP,EDP}	R	{0,0}: Single packet in single RD. {1,0}: Start RD of chained packet. {1,1}: Intermediate RD of chained packet. {0,1}: End RD of chained packet.
7	DETAG	R	"1" means hardware de-tag.
6	SNTAG	R	"1" means 802.1p/Q Tag behind SNAP Tag.
5	RXER	R	"1" means PHY detected PCS symbol error.
4	RL	R	"1" means received SNAP packet length error.
3	CE	R	"1" means received packet Checksum Error.
2	FAE	R	"1" means received packet Frame Alignment Error.
1	CRC	R	"1" means received packet CRC error.
0	VIDM	R	"1" means VID filtering miss.

Table 8. Bit Definitions of Second DOUBLE\_WORD of RD Command Block Header

Bit	Symbol	R/W	Description
31-30	-	-	
29-24	IPtN[5:0]	R	Index of perfect matched interesting filtering.
23	-	-	
22	IPOK	R	"1" means received packet IP checksum validation OK.
21	TUPOK	R	"1" means received packet TCP/UDP checksum validation OK.
20	FRAG	R	"1" means fragment IP datagram.
19	UDPZRO	R	"1" means UDP checksum is zero.
18	IPKT	R	"1" means this is IP packet.
17	TPKT	R	"1" means this is TCP packet.
16	UPKT	R	"1" means this is UDP packet.
15-0	PQTAG	R	VID/Priority tag.

## 2.3 Reception Process

In the initial stage, driver allocates RD ring and RD data buffers then links them together. When a packet comes from cable and passes the filter, it is pushed into the receive FIFO of the chip. According to the



RDINDEX register, the DMA engine then moves the packet in the Rx FIFO to the correct data buffer. Please see [Figure 10](#) for detail.




Figure 10. Receive Process

## 2.4 Related Registers

[Table 9](#) lists related registers for reception. Detailed format of each register is in [Table 10](#).

Table 9. Receive Process Related Registers

Offset	Registers			
	+3h	+2h	+1h	+0h
18h	TDRDBase.Hi[63:32]			
1Ch	Reserved		TDRDBufAddr.Hi[63:48]	
30h		RDCSR.s[3:0]		
34h		RDCSR.c[3:0]		

38h	RDBase.Lo[31:6]	
3Ch		RDINDEX[7:0]
50h		RDCSIZE[7:0]

Table 10. Format of Rx Related Registers

Offset	Register	R/W	Description
18h-1Bh	TDRDBase.Hi[63:32]	R/W	TD/RD high address, R/W if 64-bit addressing, else read as 32'h0 always. This value is the high address of RD[0] in Figure 6. See Figure 11 for detail.
1Ch-1Dh	TDRDBufAddr.Hi[63:48]	R/W	TD/RD linked data buffer high address, R/W if 64-bit addressing, else read as 16'h0 always. See Figure 11 for detail.
32h	RDCSR.s[3:0]	R/W	Rx Descriptor Control Status Register Set. See Table 11, 12 for detail.
36h	RDCSR.c[3:0]	R/W	Rx Descriptor Control Status Register Clear. See Table 11, 12 for detail.
38h-3Bh	RDBase.Lo[31:6]	R/W	RD Base Address Low register, bits[5:0] R/W as 6'h0 always (64-byte alignment). This value is the low address of RD[0] in Figure 8. See Figure 11 for detail.
3Ch-3Dh	RDINDEX[7:0]	R/W	Current RD Index maintained by hardware in ring structure. Driver can program it only when RUN bit of RDCSR is 0. See Figure 11 for detail.
50h-51h	RDCSIZE[7:0]	R/W	RD number in RD ring. This value is (RD# – 1). See Figure 11 for detail.

IO-mapped or Memory-mapped space on host (256 bytes)




Figure 11. VT6120/VT6121/VT6122 Memory Allocation for Packet Reception

Table 11. RDCSR Set(32h) / Clear(36h) Format

Offset	32h / 36h							
Bit	7	6	5	4	3	2	1	0
Sym	-	-	-	-	DEAD	WAKE	ACT	RUN

Table 12. Bit Definitions of RDCSR

Bit	Symbol	Set/Clear	Description
0	RUN	Sw/Sw	Enable Rx queue to operate.
1	ACT	Hw/Hw	Indicate the end of Rx queue has not been reached when processing descriptors.
2	WAKE	Sw/Hw	Wake up Rx queue to see if there is unprocessed descriptor.
3	DEAD	Hw/Sw	Indicate Rx queue encounters error conditions.

VIA Networking  
Technologies Inc.  
Confidential  
NDA Required

### 3 INTERRUPT HANDLING

VT6120/VT6121/VT6122 issues interrupts in many cases, basically there are 3 kinds of interrupts: Tx, Rx, and others. Interrupt related registers are listed in [Table 13](#).

Table 13. Interrupt Related Registers

Offset	Registers			
	+3h	+2h	+1h	+0h
08h	CR3.s			
0Ch	CR3.c			
20h	RXESR	TXESR		
24h	ISR3	ISR2	ISR1	ISR0
28h	IMR3	IMR2	IMR1	IMR0

All interrupts' on/off are controlled by GintMsk1 (bit 1) of CR3. To enable chip to issue interrupts, CR3\_GintMsk1 and specific Interrupt Mask Register (IMR) must set to 1. Some Interrupt Status Registers (ISR) can be cleared by writing 1, write 0 doesn't change ISR's value. Detailed layout of IMR/ISR is listed in [Table 14](#).

Table 14. Layout of Interrupt Status/Mask Register (ISR/IMR)

Register	Bit	Symbol	R/W Type	Description
ISR3	31,30,29,28	ISR3,2,1,0	R only	Interrupt source indication.
	27-26	--	--	
	25	TXSTL	R only	Transmission DMA stall in TXESR.
	24	RXSTL	R only	Reception DMA stall in RXESR.
ISR2	23	--	--	
	22	UDP	R/W1 clear	User defined, soft driven interrupt for diagnosis.
	21	MIBF	R/W1 clear	MIB counter near full warning.
	20	SHDN	R/W1 clear	Software shutdown complete.
	19	PHY	R/W1 clear	If PHYINTEN (bit0 of CHIPGCR, 9fh) is 1, this bit shows PHY interrupt event occurred.
	18	PWE	R/W1 clear	Wake up power events reporting status for test purpose.
	17	TMR1	R/W1 clear	Programmable software Timer 1 expired indication.
	16	TMR0	R/W1 clear	Programmable software Timer 0 expired indication.
	15	SRC	R/W1 clear	Link status change indication.
	14	LSTPE	R/W1 clear	RD is using up warning.
ISR1	13	LSTE	R/W1 clear	RD is used up indication.
	12	OVF	R/W1 clear	Receive FIFO overflow indication, some receive packets might be lost.
	11	FLON	R/W1 clear	Receive flow control mechanism turn on notification.
	10	RACE	R/W1 clear	Receive FIFO packet list queue overflow indication.
	9-8	--	--	
ISR0	7,6,5,4	PTX3,2,1,0	R/W1 clear	Tx service complete indication in TxQueue #3,2,1,0.
	3	PTX	R only	Combination result of PTXn.
	2	PRX	R/W1 clear	Rx service complete indication.
	1	PPTX	R/W1 clear	High priority Tx interrupt service indication. PTXn will be set also.

0	PPRX	R/W1 clear	High priority Rx interrupt service indication. PRX will be set also.
---	------	------------	--

If ISR3\_TXSTL is 1, it means something wrong with Tx process and will cause TDCSR.Dead set. This result is the OR operation of TXESR (22h). [Table 15](#) is the layout of TXESR, clear this register can also clear ISR3\_TXSTL.

Table 15. Layout of Transmit Error Status Register (TXESR, 22h)

Bit	Symbol	R/W	Description
23-20	--	--	
19	TFDBS	R/W1 clear	Tx FIFO DMA bus error.
18	TDWBS	R/W1 clear	TD write back host bus error.
17	TDRBS	R/W1 clear	TD fetch host bus error.
16	TDSTR	R/W1 clear	(1)TD link structure error. (2)Valid CMDZ with zero buffer length.

If ISR3\_RXSTL is 1, it means something wrong with Rx process and will cause RDCSR.Dead set. This result is the OR operation of RXESR (23h). [Table 16](#) shows the layout of RXESR, clear this register can also clear ISR3\_RXSTL.

Table 16. Layout of Receive Error Status Register (RXESR, 23h)

Bit	Symbol	R/W	Description
23-20	--	--	
19	RFDBS	R/W1 clear	Rx FIFO DMA bus error.
18	RDWBS	R/W1 clear	RD write back host bus error.
17	RDRBS	R/W1 clear	RD fetch host bus error.
16	RDSTR	R/W1 clear	Valid RD with linked buffer size zero.

When driver runs into interrupt service routine (ISR) code, after recognizing the interrupt and clear it, ISR code should disable interrupts, handle different interrupt types, then enable interrupts before ISR is ended.

### 3.1 Tx Interrupt Handling

There should be two software index for each TD queue. One is used for sending packet, the other is used for serving used TD and checking Tx status. As [Figure 12](#) shows, after a packet is sent, the TD's OWN bit will be set as 0. If Tx interrupt occurred, driver should check TDs from TD\_Index\_For\_Interrupt

recorded last time, till the TD which with  $OWN = 1$ . Since  $OWN = 1$  means this TD is not transmitted completely, driver should not keep on checking TD.




Figure 12. Tx Interrupt Handling

## 3.2 Rx Interrupt Handling

Basically, the reception procedure of driver is the Rx interrupt service routine of the driver. If a packet is written into a Rx buffer completely, the RD's  $OWN$  will be set as 0. If Rx interrupt occurred, driver should check RDs from  $RD\_Index\_For\_Interrupt$  recorded last time, till the RD which with  $OWN = 1$ . In Rx case,  $OWN = 1$  means this RD is not used yet or the reception procedure of this RD is not completed, driver should stop check RD at this moment. Besides, driver needs to inform upper protocol layer(s) that packet(s) is received, protocol layer(s) will get this packet(s). If protocol(s) gets the packet(s) and informs driver can reuse the RD, driver should set the RD's  $OWN$  as 1. [Figure 13](#) shows the concept.




Figure 13. Rx Interrupt Handling

### 3.3 Other Interrupt Handling

In other interrupts, when Link-Status-Change interrupt (ISR1\_SRC) occurs, driver should check media's link status and inform upper protocol layer that media is connected or disconnected.

If abnormal condition interrupts occurs (ISR3\_TXSTL, ISR3\_RXSTL, etc.), driver should recover the abnormal case even reset hardware.

If timer interrupts occurs (ISR2\_TMR1, TSR2\_TMR0), driver should run timer callback functions.



## 4 PHY ACCESS

### 4.1 Architecture

Driver should access PHY registers via GMII/MII interface just as [Figure 14](#) shows. Besides, the MAC of VT6120/VT6121/VT6122 can poll the status of PHY continuously through GMII/MII interface. But when link status is changed, auto-polling function will be disabled by MAC automatically. The link status could still be changed after auto-polling shutdown, so when interrupt service routine (ISR) wants to get the updated link status, driver needs to issue software polling MII status. Driver should enable MII auto-polling function again before ending ISR. [Table 17](#) and [Table 18](#) list the related registers to access PHY.




Figure 14. VT6120/VT6121/VT6122 PHY access architecture

### 4.2 Related Registers

Table 17. PHY Access Related Registers

Offset	Registers			
	+3h	+2h	+1h	+0h
6Ch			MIISR	
70h	MII_DATA		MIIDR	MIICR

Table 18. Layout of registers for PHY Access

Register	Bit	Symbol	R/W	Description
MIISR	15	MIIDL	R Only	"1" means not at the software/timer polling cycle.
MIICR	7	MAUTO	R/W	"1" means enable MII port auto-polling. MIICR has no effect while MAUTO = 1.
	6	RCMD	R/W	MII port embedded read command. Cleared by hardware while read complete and PHY status is stored in 0x72.

	5	WCMD	R/W	MII port embedded write command. Cleared by hardware while programming complete.
MIIADR	15	SWMPL	R/W	Software initiated MII port polling command. Hardware will clear this bit when the process is completed.
	12-8	MAD[4:0]	R/W	PHY register address for embedded read/write process.
MII_DATA	31-16	[15:0]	R/W	PHY embedded read/write data port.

### 4.3 Embedded Read PHY Register Procedure

The flow of MII embedded read is below, please also refer to appended C and Assembly sample code files for x86 platform.

- (1) Disable MII auto-polling function to enable MIICR register.
- (2) Program MIIADR to select the offset to read.
- (3) Turn on MIICR\_RCMD only.
- (4) After MIICR\_RCMD is turned off by chip, the read process is completed.
- (5) Read MII\_DATA for the content of PHY register.
- (6) Enable MII auto-polling function to disable MIICR register.

### 4.4 Embedded Write PHY Register Procedure

The flow of MII embedded write is below, please also refer to appended C and Assembly sample code files for x86 platform.

- (1) Disable MII auto-polling function to enable MIICR register.
- (2) Program MIIADR to select the offset to write.
- (3) Program MII\_DATA to set the data to write.
- (4) Turn on MIICR\_WCMD only.
- (5) After MIICR\_WCMD is turned off by chip, the write process is completed.
- (6) Enable MII auto-polling function to disable MIICR register.

## 5 EEPROM ACCESS

### 5.1 Architecture

Figure 15 shows that the access of EEPROM should be achieved via EEPROM interface. There are two modes to EEPROM: embedded programming mode and direct programming mode. Here we only introduce embedded mode. Table 19 and Table 20 list related registers to read/write EEPROM.




Figure 15. VT6120/VT6121/VT6122 EEPROM access architecture

### 5.2 Related Registers

Table 19. EEPROM Access Related Registers

Offset	Registers			
	+3h	+2h	+1h	+0h
78h		CFG_C		
8Ch			EE_WR_DATA	
90h	EECSR			
94h	EMCMD	EADDR	EE_RD_DATA	

Table 20. Layout of Registers for EEPROM Access

Register	Bit	Symbol	R/W	Description
CFG_C	23	EELOAD	R/W	Enable EEPROM embedded and direct programming, always 0 after power on and loading.
EE_WR_DATA	15-0	[15:0]	R/W	EEPROM embedded write data port.
EECSR	30	EMBP	R/W	EEPROM embedded program mode enable. Programmable only when CFGC.EELOAD=1.
	29	RELOAD	R/W	Dynamic reload EEPROM, the Ethernet ID and related chip configuration will be updated. Cleared by hardware while process is completed.

EE_RD_DATA	15-0	[15:0]	R/W	EEPROM embedded read data port.
EADDR	23-16	[7:0]	R/W	EEPROM embedded operation address port.
EMCMD	25	EWR	R/W	Embedded write with programmable address, cleared by hardware while program done.
	24	ERD	R/W	Embedded read with programmable address, cleared by hardware while program done.

### 5.3 Embedded Read EEPROM Procedure

The flow of EEPROM embedded read is below, please also refer to appended C and Assembly sample code files for x86 platform. Note: the sample code is **NOT** suitable for **EEPROM-less** environment.

- (1) Enable embedded programming mode.
- (2) Program EADDR to select the offset to read.
- (3) Turn on EMCMD\_ERD only.
- (4) After EMCMD\_ERD is turned off by chip, the read process is completed.
- (5) Disable embedded programming mode.
- (6) Read EE\_RD\_DATA for EEPROM content.

### 5.4 Embedded Write EEPROM Procedure

The flow of EEPROM embedded write is below, please also refer to appended C and Assembly sample code files for x86 platform. Note: the sample code is **NOT** suitable for **EEPROM-less** environment.

- (1) Enable embedded programming mode.
- (2) Program EADDR to select the offset to write.
- (3) Program EE\_WR\_DATA to set the data to write.
- (4) Turn on EMCMD\_EWR only.
- (5) After EMCMD\_EWR is turned off by chip, the write process is completed.
- (6) Disable embedded programming mode.

### 5.5 Load EEPROM Contents to MAC

VT6120/VT6121/VT6122 can reload the contents of EEPROM to specific MAC registers, for example, Ethernet Address. The flow of this function is below:

- (1) Turn on EECSR\_RELOAD only.

- (2) After EECSR\_RELOAD is turned off by chip, the reload process is completed.

VIA Networking  
Technologies Inc.  
Confidential  
NDA Required

## 6 SAMPLE CODE

### 6.1 Packet Transmission

STATUS

SendPacket(PPACKET pPacket)

```
{
    // Query this packet for informations
    QueryPacket(
        pPacket,
        &PhysicalSegmentNumber, // Get physical memory segment number
        &BufferList, // Get the addresses of all memory segments
        &PacketSize // Get this packet size
    );

    // Get current TD index
    uCurrDescIdx = TD_Index_For_Send;
    pCurrTD = TD[uCurrDescIdx];

    // Reset Priority and VID field of current TD
    pCurrTD->PQINF = 0;

    // Reset TCR and turn on TIC of current TD
    pCurrTD->TCR = 0;
    pCurrTD->TIC = 1;

    // Set TCPLS field of current TD
    pCurrTD->TCPLS = 0x3;

    // Set TxPktSize field of current TD
    pCurrTD->TxPktSize = PacketSize;

    // If the Packet is too fragmented copy the packet into a single buffer
    if (cbPktPhysSegment > 7) {
        // Copy the Packet into a single Tx Buffer prepared by this driver
        CopyFromPacketToBuffer(
            pPacket,
            &TxDataBuffer[uCurrDescIdx],
            PacketSize,
        );

        // Set TxBufSeg address and size
        pCurrTD->TxBufAddrLo[0] = Low_Address of TxDataBuffer[uCurrDescIdx];
        pCurrTD->TxBufAddrHi[0] = High_Address of TxDataBuffer[uCurrDescIdx];
        pCurrTD->TxBufSize[0] = PacketSize;

        // Set CMDZ = Segment# + 1
        pCurrTD->CMDZ = 2;
    }
    else {
        for (ii = 0; ii < PhysicalSegmentNumber; ii++) {
            pCurrTD->TxBufAddrLo[ii] = Low_Address of BufferList[ii];
            pCurrTD->TxBufAddrHi[ii] = High_Address of BufferList[ii];
        }
    }
}
```

```

        pCurrTD->TxBufSize[ii] = Length of BufferList[ii];
    }

    // Set CMDZ = Segment# + 1
    pCurrTD->CMDZ = PhysicalSegmentNumber + 1;
}

// Set OWN bit of current TD
pCurrTD->OWN = 1;

// Point to the next TD in the ring
ADD_N_WITH_WRAP_AROUND(TD_Index_For_Send, 1, TD_Size);

// Record transmitted pPacket
TxPacketRecord[uCurrDescIdx] = pPacket;

// Poll Transmit the adapter
MACvTransmit();

return TxStatus;
}

void
MACvTransmit()
{
    // Set MAC_Register_TDCSR_SET.WAKE0 = 1
    outportb(MAC_REGISTER_BASE_ADDRESS + 0x34, 0x04);
}

```

## 6.2 Packet Reception and Interrupt Handling

```

void
RxInterruptHandler()
{
    // Walk down the receive descriptors ring starting at the
    // last known descriptor owned by the adapter
    //
    // Examine each receive ring descriptor for errors.
    //
    // When we have the entire packet (and error processing doesn't
    // prevent us from indicating it), we give the routine that
    // processes the packet through the filter, the buffers virtual
    // address (which is always the lookahead size) and as the
    // MAC context the address of the first data byte.

    RxPktHandled = 0;
    ThisTimeFreeRD = 0;
    uRxFreeRDIIdx = RD_Index_For_Interrupt;

    while (TRUE) {
        // If handle too much RD, exit this loop
        if (RxPktHandled >= CB_MAX_RECEIVED_PACKETS) {
            break;
        }
    }
}

```

```

}

uCurrDescIdx = RD_Index_For_Interrupt;
pCurrRD = RD[uCurrDescIdx];
Rsr = pCurrRD->RSR;

// If the RD is owned by the chip, we are done.
if (pCurrRD->OWN == 1) {
    break;
}

// Expect both STP and EDP are zero
if ( IsAnyBitsOn(Rsr, (RSR_STP | RSR_EDP)) ) {
    // Drop this RD, move to next RD
    uRxFreeRD++;
    ADD_N_WITH_WRAP_AROUND(RD_Index_For_Interrupt, 1, RD_Size);
    continue;
}

// get packet size
FrameSize = pCurrRD->RMBC - 4; // CRC length is 4

//
// RX ERROR
//
// error handle...
if ( IsBitOff(Rsr, RSR_RXOK) ) {
    if ( IsAnyBitsOn(Rsr, (RSR_CE | RSR_RL)) ) {
        // Don't drop Checksum Error and Length Error packet here
    }
    else {
        // Drop this RD, move to next RD
        uRxFreeRD++;
        ADD_N_WITH_WRAP_AROUND(RD_Index_For_Interrupt, 1, RD_Size);
        continue;
    }
}

// Packet length error if one of the following condition exists:
if ( (FrameSize < MIN_PACKET_LEN) || (FrameSize > MAX_PACKET_LEN) ) {
    // Drop this RD, move to next RD
    uRxFreeRD++;
    ADD_N_WITH_WRAP_AROUND(RD_Index_For_Interrupt, 1, RD_Size);
    continue;
}

if (Need_To_Check_If_Packet_Length_Is_Valid) {
    if (Rsr0 & RSR_RL) {
        // drop this RD
        uRxFreeRD++;
        ADD_N_WITH_WRAP_AROUND(RD_Index_For_Interrupt, 1, RD_Size);
        continue;
    }
}

```



```

//
// RX OK
//

// Indicate Protocol Layer that this driver has received a packet
IndicateReceive(.....);

// RD handled count increase
RxPktHandled++;

// Release this RD
ThisTimeFreeRD++;
// move index to the next RD
ADD_N_WITH_WRAP_AROUND(RD_Index_For_Interrupt, 1, RD_Size);
} // end while

// Batch append RD here (4X RDs appended each time)
// count the difference between uRxDequeueDescIdx and uRxAppendDescIdx
if ((OriginalFreeRD + ThisTimeFreeRD) >= 4) {
    // Calculate the number of RD to be free, it must be 4X
    ii = (OriginalFreeRD + ThisTimeFreeRD) - ((OriginalFreeRD + ThisTimeFreeRD) % 4);
    // Decrease the RD index
    SUB_N_WITH_WRAP_AROUND(uRxFreeRDIdx, 1, RD_Size);
    // Calculate the end RD index to be free in this time
    ADD_N_WITH_WRAP_AROUND(uRxFreeRDIdx, (ii - OriginalFreeRD), RD_Size);

    for (uu = 0; uu < ii; uu++) {
        RD[uRxFreeRDIdx]->OWN = 1;
        SUB_N_WITH_WRAP_AROUND(uRxFreeRDIdx, 1, RD_Size);
    }

    // Calculate to-be-free RD for next time
    OriginalFreeRD = (OriginalFreeRD + ThisTimeFreeRD) % 4;
}
else {
    // calculate to-be-free RD for next time
    OriginalFreeRD += ThisTimeFreeRD;
}
}

void
TxInterruptHandler()
{
    // Walk down the transmit descriptors ring starting at the
    // last known descriptor owned by the adapter
    while (TRUE) {
        uCurrDescIdx = TD_Index_For_Interrupt;
        pCurrTD = TD[uCurrDescIdx];
        Tsr = pCurrTD->TSR;
        CMDZ = pCurrTD->CMDZ;

        // If current descriptor is not owned by the system, we are done.
        if (pCurrTD->OWN == 1) {
            break;
        }
    }
}

```

```

    }

    // Update the statistics based on the Transmit status
    if ( BITIsOff(Tsr, TSR_TERR) ) {
        TxStatus = STATUS_SUCCESS;
    }
    else {
        TxStatus = STATUS_FAILURE;
    }

    // Get pPacket from record
    pPacket = TxPacketRecord[uCurrDescIdx];
    // Clear record
    TxPacketRecord[uCurrDescIdx] = NULL;

    // Increase index to next
    ADD_N_WITH_WRAP_AROUND(TD_Index_For_Interrupt, 1, TD_Size);

    // Return packet resource and TxStatus to Protocol Layer here
    CompletePacket(pPacket, TxStatus);
}
}

void
ISR(.....)
{
    DWORD      dwIsrStatus;
    BOOL       bLinkPass;

    If (interrupt already disabled)
        return;

    // Read the interrupt field of the adapter's ISR
    InPortD(MAC_REGISTER_BASE_ADDRESS + 0x24, &dwIsrStatus);
    // Clear MAC previous interrupt
    OutPortD(MAC_REGISTER_BASE_ADDRESS + 0x24, dwIsrStatus);

    // If PCI resource was cleared, all ISR is 1, this is abnormal
    if (dwIsrStatus == 0xFFFFFFFFUL)
        return;

    // Check if the shared interrupt is recognized by the adapter
    // use IMR_MASK_VALUE to filter out UNKNOWN irq
    if ((dwIsrStatus & 0x037BFFFFUL) == 0)
        return;

    Disable MAC interrupts

    Handle error interrupts;

    if (ISR_SRCI is on) {
        Indicate link status change to Protocol;
        Enable MII Auto-Polling;
    }
}

```

```

RxInterruptHandler();
TxInterruptHandler();

Handle other interrupts;

Enable MAC interrupts;
}

```

## 6.3 Hardware Initialization

```

void
MACvInitialize(.....)
{
    // Clear sticky bits
    Turn off MAC_STICKHW.(DS1 | DS0);

    // Disable force PME-enable
    OutPortB(MAC_REGISTER_BASE_ADDRESS + MAC_WOLCFG_CLR, 0x80);

    // Disable power-event config bit
    OutPortB(MAC_REGISTER_BASE_ADDRESS + MAC_WOLCR0_CLR, 0xFF);
    OutPortB(MAC_REGISTER_BASE_ADDRESS + MAC_WOLCR1_CLR, 0x0F);

    // Clear power status
    OutPortW(MAC_REGISTER_BASE_ADDRESS + MAC_WOLSR0_CLR, 0xFFFF);

    // Do reset
    MACbSoftwareReset();

    // Issue AUTOLD in EECSR to reload eeprom
    Turn on MAC_EECSR.RELOAD;
    while (TRUE) {
        if (MAC_EECSR.RELOAD is Off)
            break;
    }

    // EEPROM reloaded will cause bit 0 in MAC_REG_CFGA turned on.
    Turn off MAC_CFGA.PACPI;

    // Suspend-well accept broadcast, multicast
    OutPortB(MAC_REGISTER_BASE_ADDRESS + MAC_WOLCFG_SET, 0x30);

    // National specification compatible backoff algorithm
    Turn on MAC_CFGB.OFSET;

    // Back off algorithm use original IEEE standard
    Turn off MAC_CFGB.(CRANDOM | CAP | MBA | BAKOPT);

    // set packet filter, don't receive any packet until Protocol set packet filter
    MACvSetPacketFilter(NONE);

    // Fill IMR
    OutPortD(MAC_REGISTER_BASE_ADDRESS + MAC_REG_IMR, 0x037BFFFFUL);
    Enable MAC interrupts;
}

```

```

    Enable MII Auto-Polling;

    Reset and turn on Tx;
    Reset and turn on Rx;

    Start MAC;
}

BOOL
MACbSoftwareReset(.....)
{
    // turn on CR1_SFRST
    OutPortB(MAC_REGISTER_BASE_ADDRESS + MAC_CR1_SET, CR1_SFRST);

    Wait for MAC_CR1_SET.SFRST off with timeout mechanism;

    if (Wait is timeout) {
        // turn on force reset
        OutPortB(MAC_REGISTER_BASE_ADDRESS + MAC_CR3_SET, CR3_FORSRST);
        Delay 2ms;
    }

    return TRUE;
}

void
MACvSetPacketFilter(WORD wFilterType)
{
    BYTE    byOldRCR;
    BYTE    byNewRCR = 0;
    BOOL    bUnicast = FALSE;

    // if only in DIRECTED mode, multicast-address will set to zero,
    // but if other mode exist (e.g. PROMISCUOUS), multicast-address
    // will be open
    if (wFilterType is DIRECTED mode) {
        // set multicast address to accept none
        OutPortD(MAC_REGISTER_BASE_ADDRESS + MAC_MAR, 0L);
        OutPortD(MAC_REGISTER_BASE_ADDRESS + MAC_MAR + 4, 0L);

        // accept unicast packet
        bUnicast = TRUE;
    }

    if (wFilterType is PROMISCUOUS or ALL_MULTICAST mode) {
        // set multicast address to accept all
        OutPortD(MAC_REGISTER_BASE_ADDRESS + MAC_MAR, 0xFFFFFFFFL);
        OutPortD(MAC_REGISTER_BASE_ADDRESS + MAC_REG_MAR + 4, 0xFFFFFFFFL);
    }

    if (wFilterType is PKT_TYPE_PROMISCUOUS mode) {
        byNewRCR |= (RCR_PROM | RCR_AP | RCR_AM | RCR_AB);

        // accept unicast packet
    }
}

```

```

        bUnicast = TRUE;
    }

    if (wFilterType is MULTICAST or ALL_MULTICAST mode)
        byNewRCR |= (RCR_AP | RCR_AM);

    if (wFilterType is BROADCAST mode)
        byNewRCR |= RCR_AB;

    InPortB(MAC_REGISTER_BASE_ADDRESS + MAC_RCR, &byOldRCR);
    if (byNewRCR != (byOldRCR & 0x1F)) {
        byNewRCR |= (byOldRCR & 0xE0);
        OutPortB(MAC_REGISTER_BASE_ADDRESS + MAC_REG_RCR, byNewRCR);
    }

    if (bUnicast) {
        // accept unicast packet
        OutPortB(MAC_REGISTER_BASE_ADDRESS + MAC_CR1_CLR, CR1_DISAU);
    }
    else {
        // reject unicast packet
        OutPortB(MAC_REGISTER_BASE_ADDRESS + MAC_CR1_SET, CR1_DISAU);
    }
}

void
vSafeResetTx(.....)
{
    // initialize TD index
    TD_Index_For_Send = 0;
    TD_Index_For_Interrupt = 0;

    // init state, all TD is host's
    for (uu = 0; uu < TD#; uu++) {
        TD[uu].OWN = 0;
        TD[uu].QUE = 0;
    }

    Set MAC's TD_Base_Address register;
    Set MAC's TD_Index register = 0;
    Set MAC's TD_Size register = (TD# - 1);
}

void
vSafeResetRx()
{
    // initialize RD index
    TD_Index_For_Interrupt = 0;
    OriginalFreeRD = 0;

    // init state, all RD is chip's
    for (uu = 0; uu < RD#; uu++) {
        RD[uu].OWN = 1;
    }

    Set MAC's RD_Base_Address register;

```

```

    Set MAC's RD_Index register = 0;
    Set MAC's RD_Size register = (RD# - 1);
}

void
MACvRxOn (.....)
{
    OutPortB(MAC_REGISTER_BASE_ADDRESS + MAC_CR0_CLR, CR0_STOP);
    OutPortB(MAC_REGISTER_BASE_ADDRESS + MAC_CR0_SET, CR0_STRT);
    OutPortB(MAC_REGISTER_BASE_ADDRESS + MAC_CR0_SET, CR0_RXON);
    OutPortB(MAC_REGISTER_BASE_ADDRESS + MAC_RDCSR0_SET, 0x5);
}

void
MACvTxOn (.....)
{
    OutPortB(MAC_REGISTER_BASE_ADDRESS + MAC_CR0_CLR, CR0_STOP);
    OutPortB(MAC_REGISTER_BASE_ADDRESS + MAC_CR0_SET, CR0_STRT);
    OutPortB(MAC_REGISTER_BASE_ADDRESS + MAC_CR0_SET, CR0_TXON);
    OutPortW(MAC_REGISTER_BASE_ADDRESS + MAC_TDCSR0_SET, 0x1111);
    OutPortW(MAC_REGISTER_BASE_ADDRESS + MAC_TDCSR0_SET, 0x4444);
}

void
MACvStart (.....)
{
    OutPortB(dwIoBase + MAC_REG_CR0_CLR, CR0_STOP);
    OutPortB(dwIoBase + MAC_REG_CR0_SET, CR0_STRT);
    OutPortB(dwIoBase + MAC_REG_CR0_SET, (CR0_RXON | CR0_TXON));
}

```

## 6.4 Hardware Shutdown

```

BOOL
MACbShutdown (.....)
{
    // Disable interrupt
    OutPortB(MAC_REGISTER_BASE_ADDRESS + MAC_CR3_CLR, CR3_GINTMSK1);

    // Disable MII auto-polling
    vDisableMiiAutoPoll (.....);

    // Stop the adapter
    if (!MACbSafeStop (.....))
        return FALSE;

    return TRUE;
}

BOOL
MACbSafeStop (.....)
{
    if (!MACbSafeTxOff (.....))
        return FALSE;
}

```

```

    if (!MACbSafeRxOff(.....))
        return FALSE;
    if (!MACbStop(.....))
        return FALSE;

    return TRUE;
}

BOOL
MACbSafeTxOff(.....)
{
    // Clear RUN Tx
    OutPortW(MAC_REGISTER_BASE_ADDRESS + MAC_TDCSR0_CLR, 0x1111);

    // Try to safe shutdown TX
    OutPortB(MAC_REGISTER_BASE_ADDRESS + MAC_CR0_CLR, CR0_TXON);

    Delay a safe period;

    Wait for MAC_CR0_CLR.TXON off with timeout mechanism;

    if (Wait for MAC_CR0_CLR.TXON off is timeout)
        return FALSE;

    return TRUE;
}

BOOL
MACbSafeRxOff(.....)
{
    // Clear RUN Rx
    OutPortB(MAC_REGISTER_BASE_ADDRESS + MAC_RDCSR0_CLR, TRDCSR_RUN);

    // Shutdown RXON
    OutPortB(MAC_REGISTER_BASE_ADDRESS + MAC_CR0_CLR, CR0_RXON);

    Delay a safe period;

    Wait for MAC_CR0_CLR.RXON off with timeout mechanism;

    if (Wait for MAC_CR0_CLR.RXON off is timeout)
        return FALSE;

    return TRUE;
}

BOOL
MACbStop(.....)
{
    OutPortB(MAC_REGISTER_BASE_ADDRESS + MAC_CR0_SET, CR0_STOP);

    Wait for MAC_CR0_SET.(TXON | RXON) off with timeout mechanism;

    if (Wait is timeout)
        return FALSE;
}

```

```
    return TRUE;
}
```

## 6.5 Macros

```
#define ADD_N_WITH_WRAP_AROUND(uVar, uNum, uModulo) { \
    if (((uVar) + (uNum)) > ((uModulo) - 1)) \
        (uVar) = (uVar) + (uNum) - (uModulo); \
    else \
        (uVar) += (uNum); \
}
```

```
#define SUB_N_WITH_WRAP_AROUND(uVar, uNum, uModulo) { \
    if (((uVar) - (uNum)) < 0) \
        (uVar) = (uModulo) - (uNum) + (uVar); \
    else \
        (uVar) -= (uNum); \
}
```

VIA Networking  
Technologies Inc.  
Confidential  
NDA Required